Roll No. :

328741(28)

B. E. (Seventh Semester) Examination, Nov.-Dec. 2021

(New Scheme)

(Et&T Engg. Branch)

DIGITAL CIRCUIT DESIGN with VERILOG HDL

Time Allowed: Three hours

Maximum Marks: 80

Minimum Pass Marks: 28

Note: Part (a) of each question is compulsory.

Attempt any two parts from (b), (c) and (d) of each question.

Unit-I

- 1. (a) Define and declare a module in Verilog.
 - (b) Write notes on System Task and Compiler Directives. 7

328741(28)

PTO

2

r	- 19	1
	- 4	
l.	_	А.

	(c)	Explain the lexical conventions of Verilog.	
	(d)	Differentiate between Verilog and VHDL. Explain	
		the design flow of any digital IC.	
		Unit-II	
2.	(a)	State two procedural constructs of behavioural	
		modelling in Verilog.	
	(b)	What is the difference between blocking and non	
		blocking assignment? Show it with example.	
	(c)	Explain the different types of modelling in Verilog.	,
	(d)	Write short note on different operators and operands	
		used in Verilog.	,
		White the state of the Unit-III of the state of the state of	
3.	(a)	Differentiate between Tasks & functions.	1
	(b)	What are Nets data types that can be used to model	
		physical connection in Verilog?	
	(c)	Write the Verilog code for 2: 4 decoder and 4: 2	
		encoder in behaviour modelling.	,
		328741(28)	

[3]

	(d)	Write Verilog code for BCD to 7 segment display code converter using CASÉ statement.	1	
		Unit-IV		
4.	(a)	Write the code for D flip flop,	2	
	(b)	Write a verilog code for BCD counter.	7	
	(c)	Model a 4 bit linear feedback shift register using Verilog HDL.	7	
	(d)	Write Verilog code for JK flip flop.	-	
Unit-V				
5.	(a)	What is one hot encoding?	2	
	(b)	What are two types of state machine for designing FSM? Differentiate between them.	7	
	(c)	Write all design steps necessary to design a state machine. Show it with an example.	7	
	(d)	Explain Dice game with block diagram.	7	

100]